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Abstract — The Unified Power Flow Controller (UPFC) can 
flexibly manage power flow and maintain line voltage. The UPFC 
consists of two inverters in parallel side and series side. In paral-
lel side, the reactive power can be compensated to improve the 
power factor. In series side, the voltage drop can be compensated 
to maintain proper line voltage. It is necessary for the operation 
in both sides to output the current and the voltage quickly and 
accurately. As the method for the UPFC control, the deadbeat 
control is applied. The deadbeat control is able to realize a quick 
response of the current and voltage control for only a sampling 
period compared with the general PI control. A principle and 
simulation results are presented in this paper. 
I. INTRODUCTION 
In recent years, as distributed generation systems increase 
in the power line, energy conservation and stable supply of 
power is getting to be required. In the power transmission, 
power factor drop caused by the reactive component of the 
load and the voltage drop due to unexpected accident occur. 
The reduction of power quality becomes the problem. FACTS 
components which can flexibly control the power flow and 
line voltage are investigated and developed. The Unified 
Power Flow Controller (UPFC)[1]-[7] is one of the FACTS 
components. The UPFC consists of two inverters with a 
common DC capacitor and is able to perform the reactive 
power compensation and the voltage drop compensation. It is 
possible to improve the power quality by using the UPFC. On 
the other hand, a digital control system by software is applied 
to control the UPFC flexibly. In order to obtain good 
compensation performance of the UPFC in the digital system, 
it is necessary to control output current and voltage quickly 
and accurately. In this study, the deadbeat (DB) control[8][9] 
is applied to improve the responsivity. The deadbeat control is 
able to realize a quick response of the current and voltage con-
trol for only a sampling period compared with the general PI 
control. Theory of the proposed control method and 
simulation results are presented in this paper. 
II. CONTROL METHOD 
A. Configuration of UPFC 
A circuit configuration of the UPFC is shown in Fig.1. The 
UPFC consists of two inverters with a common capacitor on 
DC bus and output filters on each AC bus. A block diagram of 




















Fig.1 Circuit configuration of UPFC 
 
parallel side, the reactive power is compensated to improve 
the power factor. At the same time, in order to keep the 
voltage of the common DC capacitor, the output current for 
the active power is controlled by the parallel side inverter. The 
deadbeat control makes the current follow to the calculated 
current reference quickly and accurately. 
A block diagram of series side with the deadbeat control is 
shown in Fig.3. In series side, the voltage drop is compensated 
to maintain proper line voltage. It is necessary to control with 
quick and accurate response because the control performance 
directly affects the compensation performance. 
 The deadbeat control is independently applied to regulate 
the output current in parallel side and output voltage in series 
side. Principle of the DB control is shown in Fig.4. In the pro-
posed scheme, each output can be controlled by changing the 
output pulse width T(k) of the inverter. It is determined from 
detected currents and voltages by a sampling period using the 
theoretical formula obtained from the state equation of the 
system. 
B. DB control of parallel side 
Fig.5 shows a single phase equivalent circuit of parallel 
side for analysis of the deadbeat control. Theory of single 
phase circuit is applied to three phase using - transform. 
The detail about it will be described in section D.  
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Fig.3    Block diagram of series side of the UPFC 
 
The output pulse width can be obtained by calculating from 
the detected ic, iup, vc and vN.  vN, which is voltage of connected 
point, is regarded as a disturbance in the control of parallel 
side. When four parameters ic, vc, iup, and vN are selected as the 
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(1) and (2) can be converted into (3) and (4), which are 
expressions of the discrete time system using the output pulse 
width T in Fig.4. 
 
1 1 1( 1) ( ) ( )k k T k   x Fx g          (3) 
 
 1 1( ) ( )upi k k c x                  (4) 
 
The matrixes F and g are calculated by (5), and become 
constant. 
 










Fig.5   Analysis model of parallel side (single phase) 
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 (6) is obtained from (3)-(5). 
 
31 32 33 34 3 1( 1) ( ) ( ) ( ) ( )up c c up Ni k F i k F v k F i k F v g T k           (6) 
 
Here, the pulse width T1(k) can be calculated as (7) when 
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When T1(k) is negative, the inverter DC voltage is given 
as Ed of width | T1 |. By outputting the calculatedT1(k), iup 
(k+1) = iup







Fig.6 Analysis model of series side (single phase) 
 
C. DB control of series side 
Fig.6 shows a single phase equivalent circuit of series side 
for analysis of the deadbeat control. The output pulse width is 
obtained by calculating from the detected iv, vt and It. It , which 
is current of transformer depends on load current, is regarded 
as a disturbance in the control of series side. vt is primary volt-
age of transformer. 
When three parameters iv, vt, and It are selected as the states, 
the state equations are obtained as follows. 
 




 2x A x b                                                    (8) 
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 2 1 0 0c  
 
(8) and (9) can be converted into (10) and (11) of the dis-
crete time system by giving the output pulse width T2 as 
show in Fig.4. 
 
2 2 2( 1) ( ) ( )k k T k   x Mx n                                (10) 
 
2 2( ) ( )tv k k c x                                                    (11) 
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The matrixes M and n are calculated by (12) and become 
constant. 
(13) is obtained from (10)-(12). 
 
11 12 13 1 2( 1) ( ) ( ) ( ) ( )t t v tv k M v k M i k M I k n T k          (13) 
 
Here, the pulse width T(k) can be calculated in (14) when 
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By outputting the calculatedT2(k), vt (k+1) = vt*(k+1) can 
be realized after a sampling period. 
D. Output of three phase pulse 
(7) and (14) derived from Figs.5 and 6 are expressions in a 
single phase. Those can be extended to three phase. Three 
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Three phase voltages are also calculated by the same matrix 
of (15). And line-to-line voltages are transformed into-   
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                      (16) 
 
All the detected currents and voltages for the control are 
transformed by (1) and (2) respectively. The and  compo-
nents are independent without interference. Thus, each 
component can be treated as a single phase component and 
applied to the proposed DB control in (7) or (14). The pulse 
widths Tα and Tβ are determined from (7) and (14) 
respectively. The pulse width Tα and Tβ are converted into 




Fig.7 Principle of pulse conversion ( Tuv  > 0 and Tvw < 0 ) 
 
 
Fig.8 Principle of pulse conversion ( Tvw > 0 and Twu < 0 ) 
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                               (17) 
 
Figs.7-9 show patterns of pulse output method. Each line 
voltage pulse is classified by combination of positive and 
negative pulses. There are three patterns, which are Tuv > 0 
and Tvw < 0, Tvw > 0 and Twu < 0, Twu > 0 and Tuv < 0. 
Output of phase voltage is realized by the triangular PWM. 
III. SIMULATION RESULTS 
Simulation is performed in Fig.1. Circuit parameters of the 
simulation are shown in Table.1. Simulation results in steady 
state are shown in Figs.10-17.  
Figs.10-13 show the results of the general PI control. 
Figs.14-17 show the results of the proposed method. The pro-
posed control compared with the general PI control, improve-
ment of power factor and compensation of voltage drop can be 
performed properly by the UPFC operation. Result of the 
comparison, the DB control has a superior compensation 
performance than the PI control. In particular, the voltage con-
trol of the series side is much improved by the proposed con-
trol in Fig.17. In steady state, the DB control is able to follow 
to the current and the voltage reference quickly and accurately, 
and it has less time delay than the PI control.  
Figs.18-21 show the transient response of the output current 
in the parallel side and the output voltage in the series side. In 
the transient response, the load increases to double at 0.3s. In 
the transient response, the PI control takes around 3 cycles to 
converge. However, the DB control is able to follow quickly 
for variations in load. In comparison of the transient response, 




Table.1 Circuit parameters of the simulation 
 
: 0.4 (mH)Ls  : 0.1 ( )Rs   
: 8.0 (mH)Ld  : 4.0 ( )Rd   
: 1.5 (mH)1L  : 2.0 (mH)2L  
: 5.0 ( F)1C   : 2.0 ( )Rc   
















































 Fig.11 The output current iup and reference iup
*
 in the parallel side  








































Fig.13 The primary output voltage vt and reference vt
*
 in the series side 










































Fig.15 The output current iup and reference iup
*
 in the parallel side 








































Fig.17 The primary output voltage vt and reference vt
*
 in the series side  





















Fig.18 The transient response of the output current in the parallel side  























Fig.19 The transient response of the output voltage in the series side  





















Fig.20 The transient response of the output current in the parallel side  























Fig.21 The transient response of the output voltage in the series side  
(by DB control) 
IV. CONCLUSION 
In this study, the DB control is proposed in order to 
improve performance of the UPFC and the effectiveness of 
the DB control is verified by comparison with the PI control. 
The DB control is able to realize a quick and accurate 
response of the current and voltage control for only a 
sampling period compared with the general PI control.  
In simulation, the power quality is improved by performing 
the reactive power compensation and the voltage drop 
compensation in the UPFC. It is clarified that excellent results 
are obtained by the proposed DB control, which is able to 
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